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Abstract
We study a possible circuit solution to overcome the problem of low voltage gain of
short-channel graphene FETs. The circuit consists of a fully differential amplifier with
a load made of a cross-coupled transistor pair. Starting from the device characteristics
obtained from self-consistent ballistic quantum transport simulations, we explore the
circuit parameter space and evaluate the amplifier performance in terms of dc voltage
gain and voltage gain bandwidth. We show that the dc gain can be effectively improved
by the negative differential resistance provided by the cross-coupled pair. Contact resis-
tance is the main obstacle to achieving gain bandwidth products in the terahertz range.
Limitations of the proposed amplifier are identified with its poor linearity and relatively
large Miller capacitance.
Keywords: Differential amplifier, gain enhancement, graphene FET, positive
feedback, radio-frequency operation
1. Introduction
Graphene has received considerable interest in recent years for radio-frequency
(RF) applications [1, 2]. Its high intrinsic carrier mobility [3] and large Fermi veloc-
ity [4] promise a high device transconductance gm, which should in principle enable
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device operation up to the terahertz range of frequencies. Integrated circuits made of
graphene FETs (GFETs) have already been demonstrated [5, 6] and cut-off frequen-
cies of hundreds of gigahertz, competing with the ones of III-V HEMTs, have indeed
been reported [7–10]. Despite these progresses, challenges still remain, in particular,
in achieving maximum oscillation frequencies comparable with cut-off frequencies for
power amplifier applications[11, 12] and intrinsic gains gm/gd (gd is the device drain
conductance) suitable for voltage amplifier applications [11, 13–15]. The latter prob-
lem is due to the poor current saturation (i.e., large gd) in monolayer GFETs related
to the absence of a band gap [16, 17]. Values of voltage gain up to 14 have actually
been reported for graphene inverters made of long-channel monolayer devices (of the
order of 1 µm) [15, 18]. However, as the channel length is scaled down, the gain gets
much worse [11] since velocity saturation due to carrier scattering, which helps current
saturation, gets suppressed.
The use of bilayer graphene has been proven to effectively improve the gain of
GFETs, leading to gm/gd values as high as 35 thanks to a band gap opening effect
[19, 20]. However, this kind of device inherently requires large electric fields and large
voltage drops in the vertical direction. In a recent paper of ours [21] we have inves-
tigated a different approach toward the improvement of the voltage gain, which relies
on the effect of negative differential resistance (NDR) occurring in the output charac-
teristics of monolayer devices under specific bias conditions. A gain enhancement can
be obtained thanks to a cancellation effect between the negative gd and the positive
conductance of the load. The advantage over the bilayer GFET is that the presence of
a back gate with a large applied voltage is not essential, although it can be useful in
order to provide electrostatic doping of the source and drain access regions. On the
other hand, the major drawback is represented by the difficulty in controlling circuit
stability, which requires a proper compensation at both the input and the output ports
and limits the scope of possible applications.
In the context of standard CMOS analog circuit design, a technique based on a
similar concept of conductance cancellation (named “positive-feedback” or “negative
conductance” technique) has been proposed to enhance the gain and gain-bandwidth-
product (GBW) of amplifiers [22–24]. In this case, the output conductance is positive
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and a feedback from the output node is used to generate a negative load conductance
that compensates its value, thereby achieving high gains. Such technique could also be
applied to GFET-based amplifiers. Since the devices would operate in the standard non-
NDR regime, the aforementioned stability problems would be avoided. It is the purpose
of this work to investigate such an idea, through a numerical study of the small-signal
performance of a specific positive-feedback amplifier made by short-channel GFETs.
The paper is organized as follows. Section 2 deals with the reference GFET that
is used as building block of the amplifier: the device structure, simulation model, and
device characteristics are briefly discussed. In Section 3 the amplifier circuit is pre-
sented. Therein, a detailed circuit analysis, based on the simulated characteristics of
the single device and focused on the amplifier dc gain and gain bandwidth, is reported.
Conclusions are finally drawn in Section 4.
2. Structure, model, and simulation results of the intrinsic device
The device is identical to the one considered in our previous work [21]. The struc-
ture is a dual-gate GFET, with a top gate length of 20 nm (Fig. 1a). The top dieletric is
a 1.2-nm-thick layer of Al2O3 (effective oxide thickness of 0.5 nm), whereas the back
dielectric is silicon oxide with thickness of 10 nm. The back gate is used as a means to
electrostatically dope the graphene access regions between the top gate and the source
and drain contacts, and it could be replaced by a second top gate covering the access
regions alone.
The dc characteristics of the device are computed with an in-house developed code
for GFETs, based on the self-consistent solution of the 2-D Poisson equation and the
ballistic non-equilibrium Green’s function (NEGF) equations [25], with a pz tight-
binding Hamiltonian (more details can be found in [21]).
The small-signal frequency analysis is based on a small-signal equivalent circuit
(see [21, Fig. 2]) whose intrinsic part is derived from [26]. The intrinsic small-signal
circuit parameters are extracted from the simulated dc I–V and Q–V characteristics
using finite differences. As for the parasitics, we consider the possibility of non-zero
source and drain contact resistances; sensitivity to gate resistance and parasitic capaci-
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Figure 1: (a) Longitudinal cross-section of the simulated GFET. (b) Output characteristics at VBS = 9 V
showing n-type-FET operation. (c) Corresponding intrinsic voltage gain. A zero top-gate/graphene work-
function difference Φmg is assumed. P1 and P2 are specific operating points. Figs. (a–b) are adapted from
[21].
tances is considered for one specific case.
Fig. 1b shows the device output characteristics obtained with a back-gate-to-source
voltage VBS = 9 V and assuming a zero metal-graphene workfunction difference for
both gates (in this paper the back-gate/graphene workfunction difference will always
be taken to be zero). Such value of VBS corresponds to a heavy n-type doping of the
source and drain regions. In all the range of top-gate-to-source voltage VGS considered
in the plot, the channel doping is also n-type and the device operates as a conventional
n-type FET, although showing only a weak (or “quasi-”) saturation. The resulting
intrinsic gain is limited to about 3.4 (Fig. 1c). Thanks to the symmetry of the graphene
bandstructure and the use of an electrostatic doping, the same device exhibits p-type
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(a)
(b)
YL = [Y2]11 + [Y2]22 +
− [Y2]12 − [Y2]21
Figure 2: (a) Schematic of the CS differential amplifier. Transistors T1 and T2 are identical to T3 and T4,
respectively. Resistors represent source and drain contact resistances. (b) Corresponding small-signal model,
where [Y1] ([Y2]) is the Y-matrix of the extrinsic transistor T1 (T2). YL is calculated from [Y2] as indicated.
RA is the output resistance of the input voltage source.
characteristics completely symmetrical to the ones in Fig. 1b if the polarities of all
voltages, including VBS , are reversed (not shown).
3. Analysis of the “positive-feedback” amplifier
The amplifier circuit considered here (Fig. 2a) is similar to the first one proposed in
the literature on positive-feedback amplifiers (see [23, Fig. 1a]). It is a common-source
(CS) fully differential amplifier with n-type driver transistors and an active load made
of cross-coupled p-type transistors. Although different symbols are used in Fig. 2a to
indicate n- and p-type transistors, they actually share the same structure: as explained
in Section 2, one or the other type of transistor is obtained by changing the polarity
of VBS . The circuit is symmetric, in the sense that transistors T1 and T2 are respec-
tively identical to T3 and T4. On the other hand, T1 and T2 may have different channel
widths (W1 and W2, respectively) or different top gate materials, resulting in different
top-gate/graphene workfunction differences (Φmg1 and Φmg2, respectively, with Φmg1
assumed zero). Contact resistances are treated as fixed parameters independent of bias.
We consider a common value for the source and drain contact resistances of the same
transistor (because of the symmetry of the device structure), and we assume it to scale
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with the inverse of the channel width (1/RC is the contact conductance per unit width).
Unprimed/primed symbols are used to indicate intrinsic/extrinsic device terminals, as
done in Fig. 2a for T1 (the blue box represents the “extrinsic” device T1). The cir-
cuit equations are solved using a spline interpolation of the device I–V characteristics
obtained in Section 2.
Thanks to the symmetry of the amplifier, a simple small-signal equivalent circuit is
derived for the case of purely differential (zero common mode) signals (Fig. 2b), which
involves only the Y-matrices of transistors T1 and T2 ([Y1] and [Y2], respectively),
which, in turn, are easily calculated from the device small-signal equivalent circuit.
According to the symbol definitions in Fig. 2b, the amplifier voltage gain is given
by Av = vo/vi = −[Y1]21/([Y1]22 + YL) and takes a simple form at frequency f = 0:
Av0 = −
g˜m1
g˜d1 + g˜d2 − g˜m2
, (1)
where gm1/g˜m1 = gd1/g˜d1 = [1 + (RC/W1)(2gd1 + gm1 + gmb1)], with gd1, gm1, and gmb1
the drain conductance, top-gate transconductance, and back-gate transconductance of
T1, respectively (similar definitions hold for T2). Eq. 1 explains the gain-enhancement
effect: the term GL = g˜d2 − g˜m2, which is the load conductance due to T2, can be neg-
ative and compensate g˜d1. The gain is theoretically infinite if the matching is exact.
However, the circuit becomes unstable for g˜d1 +GL < 0 (or Av0 > 0) 2. If conventional
well-saturated MOSFETs were used, gm ≫ gd, hence additional diode-connected tran-
sistors in parallel to the cross-coupled load transistors would be required to allow cir-
cuit stability [23, Fig. 1a]. These are not necessary in our GFET implementation since
gm ∼ gd (Fig. 1c).
3.1. Dc voltage gain and voltage gain bandwidth
The circuit operating point is determined by a considerable numbers of variables/pa-
rameters, e.g., Vi, VBB, VDD, W2/W1, Φmg2 and RC (see Fig. 2a; W1 can be taken as the
2We are referring here to the stability of the amplifier connected to a short circuit at the input port and
to an open circuit at the output port. The stability in other source/load conditions can be evaluated with the
standard stability-circle technique [27].
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Figure 3: Analysis of the dc voltage gain as a function of VL = VDD − Vo. The operating point of T1 is
held constant at P1 and a zero contact resistance is assumed. (a) I–V characteristics of diode-connected T2
for different values of top-gate/graphene workfunction difference Φmg2. The dotted lines show the T2 output
characteristics at constant VGS 2 + Φmg2 from -0.4 V (top curve) to 0.3 V (bottom curve) in steps of 0.1 V.
(b) Corresponding ratio between the widths of T1 and T2, which is determined by the constraint I1 = I2. (c)
Corresponding dc voltage gain. Positive values indicate an unstable circuit.
reference width). In order to simplify the analysis, we choose to fix the operating point
of T1, for example, at the point P1 of maximum gm/gd of Figs. 1b–c, which, according
to (1), should favor high amplifier gains since it also corresponds to high gm (≃ 17
mS/µm). In this way, for a given value of RC , we fix Vi, VBB, as well as the output volt-
age Vo and the current I1 that flows through T1. For a given value of Φmg2, a relation
between VDD (or VL = VDD − Vo) and W2 is obtained from the I–V characteristics of
T2 and the constraint I2 = I1.
The above procedure is illustrated in Fig. 3, where we take the bias point of T1
equal to P1, RC = 0, and we consider three values of Φmg2. For each value of VDD, we
first compute the current per unit width through T2, I2/W2, by imposing its top-gate
and drain voltages to be equal (Fig. 3a). Then, we calculate W2/W1 from W2/W1 =
(I1/W1)/(I2/W2) (Fig. 3b). Finally, having set the operating points of both T1 and
T2, we obtain the amplifier gain Av0 using (1) (Fig. 3c). It can be observed that, if
Φmg2 = 0 and VL is limited to 0.5 V, the maximum gain is only 12, which means that
GL is not sufficiently negative. In order to further decrease GL, which is reduced to
GL = gd2 − gm2 in the case of RC = 0, one needs to increase the ratio gm2/gd2, i.e., to
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move the operating point of T2 into the quasi-saturation region. This can be achieved
by choosing a suitable top-gate material of T2 that provides Φmg2 > 0, as shown in
Fig. 3a, where the T2 output characteristics at constant VGS 2 +Φmg2 are also shown for
comparison. The considered values of Φmg2 are within the range of workfunction of
several metals [28]. Increasing Φmg2 also leads to the aforementioned divergence and
change of sign of Av0, which mark the beginning of the instability region (Fig. 3c). It
should be noted that the resulting values of W2/W1 are reasonable in all three cases.
The same procedure has been repeated for the case of RC = 100 Ω · µm (Fig. 4), a
value which is within reach of present graphene technology [29]. It is seen that, given a
maximum VL voltage of 1 V, it is still possible to achieve high gains, but a larger Φmg2
is required to move the bias point of T2 into the quasi-saturation region (Φmg2 ≃ 0.7 eV
could be achieved with, for example, Au, Pd, or Pt [28]).
The amplifier bandwidth is evaluated by numerically computing the frequency fp
of the dominant pole of Av(s) = vo(s)/vi(s). In the case of RC = 0, an analytical
expression is available:
fp = 12pi
gd1 + gd2 − gm2
Cdd1 +CL
, (2)
where CL = Cgg2 +Cdd2 +Cgd2 +Cdg2 (the subscripts “1” and “2” refer respectively to
T1 and T2 as usual), and the capacitances are defined as Ckk = ∂QK/∂VK and Ckl|k,l =
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Figure 5: (a–c) Dc voltage gain, dominant pole frequency, and gain bandwidth product vs. VL for different
operating points of T1 and values of contact resistance (see legend). Values of Φmg2 in (a–c) are 0.2, 0.7, and
0.2 eV, respectively. (d) Frequency magnitude response of voltage gain at the VL points indicated by vertical
dotted lines in (a–c). The performance of transistor T1 with open circuit load (YL = 0) is also shown for
comparison. The curve labeled “P2, par.” is obtained at the operating point P2 including gate resistance and
parasitic capacitances as described in the text.
−∂QK/∂VL (k, l ∈ {g, d, s, b}), with the charges QK computed as described in [21]. The
gain-bandwidth-product is defined as GBW = |Av0| fp.
The plots of fp and GBW for the cases of RC = 0 and Φmg2 = 0.2 eV and of
RC = 100 Ω · µm and Φmg2 = 0.7 eV are shown in Figs. 5a–b, respectively, where we
also replot the respective dc gain from Figs. 3–4. Contact resistance has a dramatic
effect on both fp and GBW, reducing them by almost one order of magnitude.
It is interesting to see how the RF performance is affected by choosing a different
bias point for T1, for example, the point P2 of Figs. 1b–c, which corresponds to a lower
gm (≃ 11.9 mS/µm). As shown in Fig. 5c for the case of RC = 0, the performance is
actually improved. Higher values of GBW (exceeding 1 THz) can be achieved, which
means that the lower gm gets compensated by smaller capacitances. In addition, the
dc gain is bounded, which indicates that the circuit is stable over the whole considered
range of VL.
10
Table 1: RF metrics from Fig. 5d.
RC = 0 Ω · µm RC = 100 Ω · µm
P1 P2
P2,
par.
P1,
YL = 0
P1 P1, YL = 0
|Av0| 21.9 28.4 28.4 3.42 10.3 3.42
fp [GHz] 40.1 39.8 27.4 1460 9.7 585
GBW [GHz] 878 1130 777 4990 100 2000
The frequency magnitude response of Av for the three cases in Figs. 5a–c and at
specific VL points is shown in Fig. 5d. There, we also include the voltage gain that one
would obtain without recurring to positive feedback, i.e., of transistor T1 with open
circuit load (YL ≡ 0). Moreover, we include the results obtained by repeating one of
the simulations with non-zero gate resistance Rg and non-zero parasitic capacitances
Cint and Cext between intrinsic and extrinsic gate and source and drain terminals, re-
spectively. The values of the parasitics of T1 have been taken equal to the ones in
[21] (Rg = 4 Ω and Cint = Cext = 0.1 fF), which were estimated for a channel width
W = 1 µm. The values of the parasitics of T2 have been fixed accordingly, assuming
the scaling relations Rg,Cint,Cext ∝ W.
The figures of merit extracted in the different cases are reported in Table 1. It is
seen that the load admittance introduced by the positive feedback significantly degrades
GBW and also increases the sensitivity of GBW to contact resistance. The effect of
gate resistance and parasitic capacitances is not as drastic as contact resistance since
the corresponding degradation of GBW is only 31%.
It is worth noting that, in all three cases considered in Figs. 5a–c, the qualitative
trends of fp and GBW with respect to VL are similar: fp decreases with increasing
|Av0|, whereas GBW monotonically increases with VL. This can be understood, at least
in the case of RC = 0, with the help of (1) and (2). Combining them, one obtains
fp ∝ |Av0|−1(Cdd1 + CL)−1, which implies GBW ∝ (Cdd1 + CL)−1. According to the
latter expression, since GBW is found to increase with VL, the capacitance CL related
to T2 must correspondingly decrease. This is confirmed by the analysis of the various
11
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The vertical dotted lines are located as in Fig. 5a.
capacitances in Fig. 6, where we have considered the case of bias point P1 and RC = 0.
The change in CL/W1 with respect to VL is caused by both the change of operating
point of T2 and the adjustment of the ratio W2/W1 (recall Figs. 3a–b). Comparing
CL/W1 with CL/W2, which, on the contrary, is independent of W2/W1, it is clear that
the latter cause is predominant.
3.2. Low-voltage operation
The strategy followed so far to find the optimal bias point of the amplifier, which
consists in keeping the operating point of T1 fixed and moving VL, uses VDD as a freely
adjustable parameter. For example, a value of VDD ≃ 0.92 V is required to bias the
amplifier in the point of maximum gain of Fig. 5c. In order to verify if the proposed
circuit can work at lower supply voltage, we have solved the circuit equations for a
fixed VDD = 0.55 V, sweeping the input voltage Vi for different W2/W1 ratios. The
results are shown in Fig. 7. It is seen that, at least if RC = 0, it is still possible to find
a bias point which provides at the same time both high gain (> 10) and GBW above
1 THz.
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3.3. Non-linearity
Let Vi1 and Vi2 be the voltages applied to the gates of T1 and T3, respectively,
which are reduced to Vi + vi/2 and Vi − vi/2 in the case of a small purely differential
signal (Fig. 2a). The strong dependence of Av0 on VL and Vi shown in Figs. 3–5 and
7 indicates a strong non-linearity. We have verified this by computing the differential
voltage transfer characteristics for the case in Fig. 7 with W2/W1 = 0.7 and a value
of Vi = −0.1 V close to the point of maximum gain. As shown in Fig. 8, the strong
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sensitivity of the gain to the input voltage results in a small high-gain output voltage
range ∆Vo compared to VDD: for example, defining ∆Vo as the output voltage range
where |Av0| > 10, we have ∆Vo/VDD ≃ 0.22. The problem is inherently related to
the compensation technique and it was also found to affect NDR GFETs [21]. In the
literature on positive-feedback amplifiers, some more complex versions of the amplifier
have been proposed to reduce non-linearity [23].
3.4. Miller effect
Thus far, we have not taken into account the output resistance RA of the input
voltage source (see circuit of Fig. 2b). If RA is not sufficiently small, the bandwidth of
the total voltage gain vo/vA can be limited by the bandwidth of vi/vA = (1 + 2RAYi)−1,
which depends on the amplifier input admittance Yi (the symbols are defined in Fig. 2b).
In the case of RC = 0, it can be shown that, at low frequency, Yi takes the form:
Yi(s) ∼ sCi, Ci = (Cgg1 + Cgd1|Av0|)/2. (3)
Contrary to traditional MOSFETs, where Cgd is only due to conventional electrostatic
drain-induced barrier lowering, a pronounced drain quantum capacitance arising from
the lack of a band gap also contributes to Cgd in GFETs [30]. For example, Cgd1/Cgg1 ≃
0.39 at the operating point P2 (the values per unit width of the two capacitances are
similar to those shown in Fig. 6b for T2). The expression in (3), although valid only at
low frequency, suggests that a high dc gain |Av0| might have a negative impact on the
bandwidth of vo/vA through a large Yi. This is the well-known Miller effect, which is
typical of CS amplifiers. The real and imaginary parts of the normalized Yi are shown
in Fig. 9a for the case in Fig. 5c with VL = 0.474 V. It is seen that the approximation
in (3) represents a good fit of Yi up to about 10 GHz. To evaluate the impact of ℑ{Yi}
on the amplifier bandwidth, we numerically compute the −3dB frequency of vo/vA as
a function of RA (Fig. 9b). The bandwidth drops already at RAW1 ∼ 100 Ω · µm,
indicating that the input susceptance is relatively large.
3.5. Common-gate variant
Since Miller’s effect is usually mitigated in the common-gate (CG) configuration,
we have considered a CG version of the amplifier (the input transistor connection is
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(b) −3dB frequency of voltage gains vo/vA and vi/vA as a function of the source resistance RA (see Fig. 2b
for the definitions).
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Figure 10: (a) Same as in Fig. 5c but for the CG configuration (the input transistor connection is shown in
the inset). The RF metrics at VL = 0.474 V are: |Av0 | = 46.1, fp = 39.8 GHz, and GBW = 1.83 THz. (b)
Same as in Fig. 9a but for the CG configuration. Here, Ci = 610 fF/µm.
shown in the inset of Fig. 10a, whereas the cross-coupled load transistors are identical
to the CS case) and repeated the analysis of the RF performance with varying VL at
a fixed operating point of T1, using the same parameters as in Fig. 5c. The results
in Fig. 10a show that the CG amplifier has identical fp and slightly higher Av0 and
GBW compared to the CS amplifier. Indeed, in the CG configuration and in the case
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of RC = 0, the dc gain is given by Av0 = (gm1 + gmb1 + gd1)/(gd1 + gd2 − gm2), which
differs from the CS expression because of the additional term gmb1 + gd1 ∼ gd1 in the
numerator. Unfortunately, the CG amplifier is not unilateral at low frequency due to
the high value of gd between the input and output ports. Looking at the plot of the
real part of Yi in Fig. 10b, it is clear that the negative load conductance gives rise to
a negative input conductance. Indeed, it can be shown that Yi| f=0 = Av0GL. Because
of the negative ℜ{Yi} at low frequency, the circuit is unstable for RAW1 > 6.8 Ω · µm.
Notwithstanding the ℑ{Yi} values, the CG configuration is thus ruled out.
4. Conclusions
In this work, we have investigated the use of the positive-feedback technique to
increase the voltage gain of GFET-based amplifiers in CS configuration. The RF per-
formance of the reference amplifier has been evaluated through a small-signal analysis
with parameters extracted from atomistic quantum transport simulations. The analysis
has shown that, with a proper choice of the relative widths of the transistors and of the
gate metal workfunctions, it is possible to find bias points with high dc gain (> 10),
even at relatively small supply voltages. On the other hand, the dc gain is strongly sen-
sitive to the bias point, a problem which is common to other conductance compensation
techniques. Contact resistance at typical experimental values has been found to signif-
icantly degrade GBW, which would be otherwise in the terahertz range. The amplifier
bandwidth can also be negatively affected by Miller’s effect, if the output resistance of
the input voltage source is not sufficiently small. The use of the CG configuration to
circumvent the Miller effect is ruled out due to stability problems.
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